Skip to content
View RRozak's full-sized avatar
  • Wroclaw, Poland
  • 18:21 (UTC +01:00)

Highlights

  • Pro

Organizations

@antmicro @chipsalliance @verilator

Block or report RRozak

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
Showing results

Verilator open-source SystemVerilog simulator and lint system

SystemVerilog 3,469 783 Updated Mar 25, 2026

Bus performance analysis tool

Rust 13 Updated Feb 19, 2026
C++ 38 4 Updated Mar 17, 2026

A suite of tools for pretty printing, diffing, and exploring abstract syntax trees.

HTML 15 1 Updated Mar 3, 2026

Renode - Antmicro's open source simulation and virtual development framework for complex embedded systems

RobotFramework 2,356 424 Updated Mar 25, 2026