Skip to content
View HepoH3's full-sized avatar
:octocat:
:octocat:
  • National Research University of Electronic Technology (MIET)

Organizations

@MPSU @OHF-Voice

Block or report HepoH3

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
Showing results

Make a fortune quietly

C++ 7,836 964 Updated Dec 17, 2025

HaDes-V is an Open Educational Resource for learning microcontroller design. It guides you through creating a pipelined 32-bit RISC-V processor using SystemVerilog and FPGA tools. Developed by TU G…

SystemVerilog 152 102 Updated Feb 2, 2026

Network packet processor with a friendly UI for circumventing Deep Packet Inspection (DPI) systems.

Go 1,186 44 Updated Mar 26, 2026

LaTeX-template for russian Phd thesis

BibTeX Style 1,490 755 Updated Mar 11, 2026

Небольшое расширение, которое добавляет закадровый перевод видео из YaBrowser в другие браузеры

TypeScript 6,357 395 Updated Mar 25, 2026

Modern, fast and obfuscated VPN protocol

Rust 2,609 159 Updated Mar 25, 2026

Manifest of the seL4bench project, which contains microbenchmarks for seL4.

7 12 Updated Mar 24, 2026

Home Assistant integration for Dreame robot vacuums with map support

Python 1,831 221 Updated Feb 8, 2026

Various Notes and Tutorials

Tcl 35 6 Updated Sep 9, 2024

Pandoc lua filter that expands control over images and captions

Lua 4 Updated Aug 1, 2025

Waveform Viewer Extension for VScode

TypeScript 322 12 Updated Mar 26, 2026

Advanced System Analysis Software

C# 403 25 Updated Mar 23, 2026
SystemVerilog 119 35 Updated Sep 3, 2024

Simple UVM testbench development using the uvmtb_template files

SystemVerilog 24 5 Updated Jan 16, 2025

unoffical 2gis antifraud

Python 91 55 Updated Mar 22, 2026

CXL Management Interface library

C 25 18 Updated Jan 27, 2026

CoreMark® is an industry-standard benchmark that measures the performance of central processing units (CPU) and embedded microcrontrollers (MCU).

C 1,179 399 Updated May 1, 2025

Whiteboard as an IDE, draw and code in your browser

TypeScript 4,055 226 Updated Aug 6, 2025

Example using DDR2 memory and MIG IP on the Nexys 4 DDR / Nexys A7 FPGA Trainer

Verilog 36 5 Updated Jun 7, 2022

Методические материалы по разработке процессора архитектуры RISC-V

SystemVerilog 313 78 Updated Mar 16, 2026
C 16 4 Updated Aug 20, 2024

The Unix Shell

Shell 2 Updated Jan 7, 2025

The Unix Shell

Shell 433 1,023 Updated Mar 24, 2026

Скрипт, позволяющий спарсить расписание с сайта МИЭТ в ics-файл

Python 10 1 Updated Feb 2, 2026

GoodbyeDPI — Deep Packet Inspection circumvention utility (for Windows)

C 28,015 2,136 Updated Jan 19, 2026

Add static binary on Aqara G3 cam - NGINX - PHP - CGI ...

Shell 13 2 Updated Dec 26, 2024

XGIMI integration for home assistant

Python 247 35 Updated Mar 21, 2026

SystemVerilog DPI "TCP/IP Shunt" (System Verilog/SystemC/Python TCP/IP socket library)

C 54 9 Updated Mar 22, 2026

A standalone and self-hosted implementation of the central server used by Ecovacs vacuum robots.

Python 368 64 Updated Aug 5, 2024
Next